


# Computer Organization and Architecture Dr. 91711


**Computer**- Computer operating machine particularly used for performing various operations required in technology education and research.

**Memory**- It is a collection of registers. Registers are the collection of flip-flops and flipflops are the collection of logic gates.

**Memory** - flipflops and combination of flipflops


**Registers** - flip-flop is used to hold the information

 printed out and processing is done on it

 reading out the data information

**Computer**- A Computer is a machine of common purpose can be programmed to carry out a set of pre-determined arithmetic and logic functions. It will take the set of instructions commonly called programs and execute them.

**Basic structure of a Computer**-



**Input devices**-

1) Keyboard 2) mouse 3) scanner

4) Web scanner 5) microphone 6) USB 7) print device

**Output devices**-

1) Monitor 2) speaker 3) printer

4) Projector

→ Computer Organisation:- It is concerned with the way the hardware components operate and the way they are connected together to form a computer system.

→ Computer Architecture:-  
It is concerned with the structure and behaviour of the computer. It includes the information formats, instruction set and techniques for addressing memory.

- ① The central processing unit by taking the advantages of arithmetical logic unit, control unit performs the computer's computational and logical functions.
- ② Memory:- memory plays a crucial role in the computer to store the data and also transfer data between registers.
- ③ I/p and O/p devices are man machine interfaces such as keyboard for input and monitor for output will takes the data from the user using input devices and gives the output by using output devices.

#### \* Evolution and Generations of Computer:-

10/4/19

- 1) 1st Generation:- 1st Generation Computer from 1940 to 1956 the 1st generation of computers used vacuum tubes as a major technology; because of their larger size the computer taking up a lot of space in a room or entire room.

Ex:- ENIAC (Electrical Numerical Integrator and Calculator)

In this computer 20,000 vacuum tubes were used and it weighs 30 tones.

- 2) 2nd Generation from 1956 to 1963.  
It is used transistors as a major technology and resulted a computer which occupies a reduced space and much coster.  
Ex:- IBM 7040.
- 3) 3rd Generation from 1964 to 1971.  
In third generation IC (Integrated circuit) was introduced by Jack Kilby (JK), helped reducing the size of computers even more and as well as made them faster.  
Ex:- IBM 360.

- 4) 4th Generation from 1972 to 2010:  
The fourth generation of computers took the advantage of invention of microprocessor mostly used called CPU. Microprocessor along with ICs helped making possible for computer fit easily on a desk and also introduction of laptop and mobiles and other electronic devices.  
Ex:- IBM 5100.

- 5) 5th Generation of computers are beginning to use Artificial Intelligent (AI) which is an exciting technology that has many potential applications around the world.  
Ex:- IBM Watson.

**Instruction:-** A computer instruction is a binary code that specifies a sequence of micro operations.


**Program:-** A program is a set of instructions. The user of a computer can control the program by means of the program.

**Instruction programs:-** An instruction program is a group of bits that instruct the computer to perform specific operations.

It is divided into two parts

- 1st part stores Opcode.
- 2nd part stores address of data (operand).

The total instruction is 16 bits




Instruction code together with data are stored in memory. The computer reads each instruction from memory and places it in control register. The control then interprets the binary code of the instructions then proceeds to execute a program or a series of statements.

→ **stored program organization:-**

→ The simplest way to organize the computer is to have a processor register and an instruction code.



→ Instructions are stored in one section of memory, data is stored in another section of memory.



→ For a memory unit having 4096 Words, we need 11 bits to specify the address of the location.

→ As we know instructions are stored in the memory, now the control unit reads each instruction and specifies the type of operation to be performed and also specifies the address of the data (operand) then the control unit executes the instructions.

→ Difference between direct and indirect address.



11/07/19

## Computer Instructions-

The basic computer uses 3 types of instruction code formats. Every format is having 16 bits which are divided into 3 parts.

1) Address mode It uses 1 bit.

2) opcode Which uses 3 bits.

3) Address Which uses 12 bits.

Based on address mode bit I the control decides whether it is a direct address or Indirect address.

$I=0$  → Direct address  
 $I=1$  → Indirect address

When  $I=0$  → Direct address  
 $I=1$  → Indirect address

Based on these address mode bits we are having 3 types of instruction formats.

→ Memory reference instructions

→ Register reference instruction


→ Input / Output instruction

4) Memory reference instructions

It uses 12 bits to specify address of 1 bit to specify address mode.

If  $I=0$  It is direct address  
 $I=1$  It is indirect address.

If the opcode storing 3 bits from 000 to 110. Then the control unit specifies that it is a memory reference.



## 2) Register reference instructions-

It also uses 16 bits. It specifies register operation i.e., 1 bit for address mode, 3 bits for opcode & 12 bits for register operation.

The control unit reads the opcode & if it is 111 then it will read the address mode.

If address mode = 0 → Register reference instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	111	Register reference													

## 3) Input / output instructions-

It also uses 16 bits. It uses 12 bits to specify I/O operation.

If address mode = 1 → I/O instruction

If opcode is still 111 & address mode is 1. Then it is called I/O instruction.

I/O instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	111	I/O instruction.													

→ Computer Registers (or) Register

→ The control unit reads an instruction from a specific address in memory and executes it.

It then, continuously, by reading the next instruction in sequence and executes it, and so on.

→ This type of instruction sequencing needs a counter to calculate the address of the next instruction after completion of the current instruction.


→ It is also necessary to provide a register in control unit for storing instruction code after it is read from memory.

→ The computer needs three types of registers for manipulating the data and register for holding memory address. These requirements give rise to a set of 8 registers inside the computer.

**Registers inside the Computer:**

**List of Registers:**

Register symbol	No. of bits	Register Name	function
DR	16	Data register	It holds memory operand.
AR	16	Address Register	It holds the address of the operand.
AC	16	Accumulator (processor register)	It processes the data.
IR	16	Instruction Register	It holds instruction code.
PC	12	Program Counter	It holds the address of the next instruction to be read.
TR	16	Temporary register	It holds temporary data.
INPR	8	Input register	It holds the input character.
OUTR	8	Output register	It holds the output character.




**Communication between Registers / Common bus system:**

→ The basic computer has 8 registers, a memory unit and a control unit. Paths must be provided to transfer information from one register to another register and between memory & registers.

The no. of wires will be excessive if connections are made between the output of each register and the inputs of other registers.

→ A more efficient scheme for transferring information in a system with many registers is to use a common bus.

Information can be transferred from one register to another by connecting the bus to both registers and then sending the required data to the bus. This way, the number of wires required is reduced significantly.




- This diagram shows a simple 16-bit common bus system architecture. The bus connects various components: Memory Unit, Address Register (AR), Program Counter (PC), Direct Register (DR), Arithmetic Logic Unit (ALU), Input Register (INPR), Load Register (LR), Temporary Register (TR), and Output Register (OUTR). Control signals LD, INR, and CLR are used for loading, incrementing, and clearing the registers. Selection inputs S0, S1, and S2 determine which component's output is placed on the bus at any given time.
- The outputs of 4 registers and memory are connected to common bus - the specific output that is selected for the bus at any given time is determined by the binary value of the selection inputs S0, S1, S2.

- The number along each output shows the decimal equivalent of the required binary selection.  
 Ex:- the number along the output of direct register is 3, now the 16 bit output of DR placed on the bus. When S0, S1, S2 = 0, 1, 1
- The particular register whose load input (LD) is enabled receives the data from the bus.
- The particular register whose input clear input (CLR) is enabled will erase the data.
- When S0, S1, S2 = 1, 1, 1 then the read input of memory is activated.
- The LG inputs of AC are coming from adder or logic circuit.
- This circuit has 3 set of inputs one input is coming from output of AC, another input is coming from output of data register, and 3rd input is coming from input register. In this way all registers and memory inside the computer will communicate by using this common bus system.

#### Timing and controls:-


- It consists of two decoders a sequence counter and a number of logic gates. An instruction read from memory is placed in the register IR where it is divided in to three parts. i) address mode (A) ii) opcode iii) address bits (0-11)
- the control unit is decoding every part of the instruction and generates the required signals.

function of sequence counter and its output timing diagram



- The 3 bits in opcode gives to 3x8 Decoder where 8 signals i.e., D<sub>0</sub> to D<sub>7</sub> will be generated and send to control logic gates.
- 15 bit is transferred to a flip flop I from there it also goes towards the control logic gates.
- The address bits from 0 to 11 also transferred to control logic gates
- the 4bit sequence counter can count from 0 to 15 and generates 16 timing signals from T<sub>0</sub> to T<sub>15</sub>.
- The Sequence counter can be implemented or cleared synchronously for example SC is incremented to provide signals T<sub>0</sub>, T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub> in sequence at time t<sub>4</sub> SC is cleared to zero then the Sequence counter will returns to T<sub>0</sub>, T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub> in sequence at time t<sub>5</sub>

### Instruction Cycles



- The above is the algorithm for instruction cycle through which every instruction must pass in order to complete the execution.
- Initially the program counter is loaded with address of the first instruction the sequence counter is clear to zero providing a decoder signal for each clock pulse to count the number of instructions or to increment the program counter.


- At T<sub>0</sub> address in program counter transferred to the Address Register.
- At T<sub>1</sub> instruction from memory is transferring in to Instruction register and program counter will be incremented by 1.
- At T<sub>2</sub> Operation code in Instruction register is decoded i.e.,
  - (i) The 15-th bit is transfer to flip flop I.
  - (ii) Decode opcode bits to generate D<sub>0</sub> to D<sub>7</sub>.
  - (iii) Decodes the address from (0 to 11) bits.
- At T<sub>3</sub> the control unit determines the type of instruction based on D<sub>7</sub> bits.
- If D<sub>7</sub>=1 now the operation code = 111 then the instruction must be a register reference OR I/O.
- If D<sub>7</sub>=0 now the operation code must be between 000 to 110 then it is a memory reference instruction.
- If D<sub>7</sub>=1, I=0 then it is a register reference instruction.
- If D<sub>7</sub>=1, I=1 then it is a I/O instruction.
- If D<sub>7</sub>=0 and I=0 it is a direct memory reference.
- If D<sub>7</sub>=1 and I=1 it is a indirect memory reference.
- After executing the current instruction at T<sub>4</sub> then the control goes to T<sub>0</sub>

→ The output register works similarly but the direction of information is reversed. Initially the OLP flag is set to 1. Now the computer checks the flag bit. If it is one the information is transferred from AC to OUTR, and FGO is clear to 0.

→ Now the output device accepts the information of print the corresponding character. If when the operation is completed FGO is set to 1.

#### → Interrupt cycle:-

When a process is executing inside the computer by the CPU if user requests another process then this will create disturbance for the running process. This is called interrupt.



An alternative to the program controlled procedure is that computer keeps checking the flag bit, and when it is set it initiates an information transfer. Like this the computer is wasting time while checking the flag instead of use doing some other useful tasks.

It is to let the external device inform the computer when it is ready for the transfer. In the mean time the computer can be busy with some other tasks. These type of transfer uses the interrupt facility. It uses a flip-flop IFN which can be cleared to 0 or set to 1.

From the above flowchart an interrupted flip-flop (R) is included in the computer. When R=0 the computer goes through an instruction cycle. During the execution part it checks the IFN flip-flop. → If IFN=1 the control checks the flag bits. If both flags are 0 it indicates no interrupt and control goes to the execution of next instruction.

→ If IFN=0 it indicates there is no interrupt it goes to next instruction.

→ If IFN=1, either flag is 1 then it sets flip-flop R to 1 and goes to interrupt cycle.

31/11/19

- Micro programmed control
- The major building blocks of a computer are CPU, memory and I/O devices.
- The digital hardware functional units inside the CPU are ALU, CU and Registers.
- The complexity of digital computer based on the number of micro operations that a control unit is under taken.
- There are two methods of implementing control unit
  - By Hardwired control
  - By Micro programmed control

#### Difference b/w Hardwired and Microprogrammed control

Hardwired control	Microprogrammed control
1) Uses fixed number of instructions.	1) We can change the size of instructions
2) Fixed logic blocks	2) We can change the logic blocks.
3) High speed operation	3) Slow compared to hardwired control
4) Design is very expensive	4) Design is cheap when compared to hardwired control Ex:- INTEL 8085
5) It belongs to RISC Reduced Instruction Set Computer	5) It belongs to CISC Complex Instruction set


- A control unit whose binary control variables are stored in memory is called a microprogrammed control unit.
- Each word in control memory contains a micro instruction.
- The micro instruction specifies one or more micro operations for the system, the sequence of these micro instructions constitutes a micro program.
- A computer that employs a microprogrammed control unit.
  - No have two separate memories.
  - ↳ main memory
  - ↳ control memory
- Microprogrammed control organization
  - External input → Next address generator (sequencer) → Control address register → control memory (ROM) → control data register → control word
  - Next address information
- The above is the general configuration of a microprogrammed control unit in which the control memory is assumed to be a ROM, within which all control information is permanently stored.
- The control address register specifies the address of the micro instruction, control data register holds the micro instruction reads the memory.
- The micro instruction contains a control word that specifies one or more micro operations for the data processing.

2/08/17

→ Once these operations are executed the control must determine the next address. The next address is computed in the address generator circuit and then transfer to control address register.

→ The next address generator is sometimes called micro-program sequencer.

→ Micro instruction formats:-



$F_1, F_2, F_3$  — Micro operation fields

$CD$  — condition for Branching

$BR$  — Branch field

$AD$  — Address field.

→ Micro instruction format uses 20 bits which are divided into 6 parts.

→ first three parts,  $F_1, F_2, F_3$  are micro operation fields based on these control unit generates micro operations.


→ CD field selects the status field for conditioning.

→ BR field selects the branch to be used.

→ AD field is used to specify branch address. The address will be calculated by adder and assigned to branch destination register.

Program flow control or micro program control is done by using the set of micro instructions.

→ General Register organisation:-



→ The above is the bus organization for 7 CPU registers. The output of each register is connected to 2 multiplexers to form two buses A and B.

→ The selection lines in each multiplexer select one of the A and B buses form the inputs to a common ALU.

→ The operation selected in ALU determines the arithmetic or logical operations that is to be performed.

→ The register that receives the information from output bus is selected by a decoder.

→ The decoder activates one of the registers providing a transfer path between the data in the output bus and the inputs of

the selected register.

$R_2 \leftarrow R_2 + R_3$

The above operation can be performed by the control unit as follows:


- 1) MUXA selects register R2 and places its content into bus A.
  - 2) MUXB selects register R3 and places its content into bus B.
  - 3) ALU operation provides arithmetic addition A+B based on OPR bits.
  - 4) Destination selector decoder selects the destination register and transfer the content of the output into Register R1.

Binary Code	selA	selB	selD
0 0 0	Sinput	Sinput	Sinput
0 0 1	R1	R1	R1
0 1 0	R2	R2	R2
0 1 1	R3	R3	R3
1 0 0	R4	R4	R4
1 0 1	R5	R5	R5
1 1 0	R6	R6	R6
1 1 1	R7	R7	R7

Table is decoding operation bits = JAB A BCDH. When you start  
decoding and if there is no scope then  
you can't work properly with the scope because  
there is no proper connection.  
So first of all you have to connect the probe  
to digital and then read scope out of which one is required.

OPR	operation
00000	Transfer A
00001	Increment A
00010	ADD A+B
00101	Subtract A-B
00110	Decrement A
01000	AND A#B
01010	OR A#B
01100	XOR A#B
01110	Complement A

→ Stack Organisation:



SP - stack pointer which holds the address of the memory location.

DR - Data register

full - it is also a register which has 1 bit and sets to 1.  
When stack is full.

FMTY - It is a 1bit register which sets to 1 When stack is empty

→ Stack is a storage device that stores the information in such a manner that the item stored last is the first item retrieved.

→ Two operations of a stack are :-

- Insertion
- Deletion

→ The operation of insertion is called push down or push

→ The operation of deletion is called pop up or pop.

Steps for push operation :-

1) stack pointer will be incremented by 1.

$$\text{Re. } SP \leftarrow SP + 1$$

2) Data register to memory location When stack pointer is M

$$M[SP] \leftarrow DR$$

3) If  $SP = 63$  full  $\leftarrow 1$

4) EMPTY  $\leftarrow 0$

Steps for pop operation :-

1) DR  $\leftarrow M[SP]$

2) SP  $\leftarrow SP - 1$

3) if  $SP = 0$  [EMPTY]  $\rightarrow 1$

H) [FULL]  $\leftarrow 0$

Note :- If stack pointer points to empty memory location then it will give error

if  $SP = 0$  then it will give error

Instruction format :-

A Computer usually have variety of instruction code formats. It is the function of control unit to interpret the instruction code and provide memory control function to process the instruction.

The bits of instruction are divided into fields as follows:-  
The number of address fields in the no. of address fields of a computer depend on the organization of its register. Most computers fall in three types of CPU organization.

1) Single accumulator organisation

2) General register organisation

3) Stack organisation.

\* Instruction format for single accumulator organisation:

→ The instruction format in this type of computer uses one address field.

Ex:- The instruction that specifies an arithmetic addition is defined by an assembly language instruction as follows.

1) ADD X

$$AC \leftarrow AC + M[X]$$

2) MUL Y

$$AC \leftarrow AC * M[Y]$$

3) SUB Z

$$AC \leftarrow AC - M[Z]$$

### \* Instruction format for general Register Organization:-

1) ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

$$R_1 \leftarrow R_2 + R_3$$

2) ADD R<sub>1</sub>, R<sub>2</sub>

$$R_1 \leftarrow R_1 + R_2$$

3) MOV R<sub>1</sub>, R<sub>2</sub>

$$R_1 \leftarrow R_2$$

4) ADD R<sub>1</sub>, X

$$R_1 \leftarrow R_1 + M[X]$$

### \* Instruction format for stack organisation:-

Computers with stack organisation would have push and pop instructions which require an address field.

1) PUSH X

Where X is the address of the data in data register DR.

2) POP Y

→ Three address instructions:

$$X = (A+B) * (C+D)$$

$$\text{ADD } R_1, A, B \quad R_1 \leftarrow M[A] + M[B]$$

$$\text{ADD } R_2, C, D \quad R_2 \leftarrow M[C] + M[D]$$

$$\text{MUL } X, R_1, R_2 \quad X \leftarrow R_1 * R_2$$

### Data transfer and Manipulations:-

→ Computers provide an extensive set of instructions to give the user the flexibility to carry out various computational tasks.

→ The instruction sets of different computers differ from each other in the way the operands are determined from the address fields.

→ Most computer instructions classified into three categories.

1) Data transfer instructions

2) Data manipulation instructions

3) Program control instructions.

### 1) Data Transfer Instructions:-

Data transfer instructions will transfer data from one location to another without changing the binary information content.

Name	Mnemonic
Move	MOV
Load	LD
Store	ST
Exchange	XCH
Push	PUSH
Pop	POP
Input	IN
Output	OUT

## \* Instruction format for general Register Organisation:-

- ↳ ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>  
R<sub>1</sub> ← R<sub>2</sub> + R<sub>3</sub>
- ↳ ADD R<sub>1</sub>, R<sub>2</sub>  
R<sub>1</sub> ← R<sub>1</sub> + R<sub>2</sub>
- ↳ ADD R<sub>1</sub>, R<sub>2</sub>  
R<sub>1</sub> ← R<sub>2</sub>
- ↳ MON R<sub>1</sub>, R<sub>2</sub>  
R<sub>1</sub> ← R<sub>2</sub>
- ↳ ADD R<sub>1</sub>, X  
R<sub>1</sub> ← R<sub>1</sub> + M[X]
- ↳ ADD R<sub>1</sub>, R<sub>2</sub>  
R<sub>1</sub> ← R<sub>1</sub> + M[X]

## \* Instruction format for stack organisation:-

Computers with stack organisation would have **push** and **pop** instructions which require an address field in instruction.

↳ PUSH X

↳ Where X is the address of the data in data register DR.

↳ POP Y

→ Three address instructions:

- X = (A+B) \* (C+D)
- ADD R<sub>1</sub>, A, B      R<sub>1</sub> ← M[A] + M[B]
- ADD R<sub>2</sub>, C, D      R<sub>2</sub> ← M[C] + M[D]
- MUL X, R<sub>1</sub>, R<sub>2</sub>      X ← R<sub>1</sub> \* R<sub>2</sub>

## Data Transfer and Manipulation:-

- Computers provide an extensive set of instructions to give the user flexibility to carry out various computational tasks.
- The instructions set of different computers differ from each other in the way the operands are determined from the address fields.
- Most computer instructions classified into three categories:
  - ↳ Data transfer instructions
  - ↳ Data manipulation instructions
  - ↳ Program control instructions.

## ↳ Data Transfer Instructions:-

Data transfer instructions will transfer data from one location to another without changing the binary information content.

Name	Mnemonic
Move	MV
Load	LD
store	ST
exchange	XC
Push	PUSH
Pop	POP
Input	IN
Output	OUT

→ The load instruction used to transfer data from memory to processor register (accumulator).

→ store instruction used to transfer data from accumulator to memory.

#### 1b Memory

→ Move instruction used to transfer data from one register to another.

→ The Exchange instruction used to swap the data from two registers.

→ Push and Pop transfer data <sup>Move</sup> between processor register to memory stack.

→ Input - transfer data from processor register to I/O terminal.

#### 2) Data Manipulation Instructions-

Data Manipulation Instruction Perform operations on the data (Operand) and provide computational capabilities to the computer.

for a typical computer these instructions classified into three categories

- 1) Arithmetic Instructions
- 2) Logical Instructions
- 3) Shift Instructions.

Name	Mnemonic
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV
Increment	INCL
Decrement	DEC
Add with carry	ADDC
Subtract with borrow	SUBB

#### 3) Logical Instructions:-

Name	Mnemonic
And	AND
Or	OR
Exclusive OR	XOR
Exclusive NOR	XNOR
Clear	CLR
clear carry	CLRC
Complement	COM
Complement carry	COMC

### 3) Shift Instructions:-

Name	Mnemonic
Shift Right	SHR
Shift left	SHL
rotate Right	ROR
rotate Left	ROL
rotate Right through carry	RORC
rotate Left through carry	ROLC

Name	Mnemonic
Branch	BR
Jump	JMP
Skip	SEP
Call	CALL
Compare	CMP
Test	TST
Return	RET

### 3) program control Instructions:-

- After execution of ~~transf~~, data transfer or data manipulation control returns to fetch cycle of next program based on the program counter status.
- While the control executing instructions in a sequence, based on the user requirement the control will jump to the another instruction which is not in sequence.
- In order to make this we need to change the value in the program counter.
- finally in order to break the sequence of execution of instructions we need to execute a program controlled instruction.

Characteristics / features of CISC  
[Complex Instruction set computer]

- 1) uses a large number of instructions typically from 100 to 250.
- 2) uses large number of addressing modes.
- 3) variable length instruction formats.
- 4) Instructions manipulate operands in memory
- 5) Multiple cycle instruction execution.

Characteristics / features of RISC  
[Reduced Instruction set computer]

- 1) Relatively few instructions.
- 2) Relatively few addressing modes.
- 3) fixed length instruction format
- 4) single cycle instruction execution
- 5) Operations done with in the registers.


CISC	RISC
1) It uses multicycle execution.	1) It uses single cycle execution.
2) It uses large number of addressing modes	2) Less number of addressing modes.
3) It uses variable length instruction format	3) It uses fixed length instruction format
4) It uses more number of bits to represent a instruction	4) It uses less number of bits to represent a instruction
5) operation done inside the memory	5) Operation done inside the registers

### → Parallel processing:-

Parallel processing is a term used to denote a large class of techniques that are used to provide simultaneous data processing to increase speed of a computer.

parallel processing is established by distributing the data among multiple functional unit.

Ex:- Computer having separate arithmetic, logic unit, shift unit



there are 8 types of parallel processing techniques

i) pipeline processing

ii) vector processing

iii) array processing

iv) Pipeline processing:

It is a technique of decomposing a sequential process into suboperations, with each suboperation being executed in a special dedicated segment that operates simultaneously with all other segments.


$$f(x) = A_1 * B_1 + C_1 \quad \text{for } i = 1, 2, 3, 4, \dots, n$$

$$\xrightarrow{\text{parallel}} \begin{aligned} R_1 &\leftarrow A_1 \\ R_2 &\leftarrow B_1, \quad R_4 \leftarrow C_1 \end{aligned}$$


$$R_3 \leftarrow A_2 * B_2$$

$$P_n \leftarrow R_3 + R_4$$

parallel processing can be implemented by using multiple functional units simultaneously. This can be achieved by using multiple functional units to perform different parts of the same task simultaneously. This can be achieved by using multiple functional units to perform different parts of the same task simultaneously.



→ Instruction pipeline:-



\* Space time diagram for 3 segment pipeline:-

	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>	T <sub>5</sub>
1	Inst	TF	FD	TC	
2		Inst	TF	FD	SE
3			Inst	TF	FD
4				TF	FD

Space diagram for 4 segment instruction pipeline:-

	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>
Seq-1	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>
Seq-2		T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>
Seq-3			T <sub>1</sub>	T <sub>2</sub>
Seq-4				T <sub>1</sub>

→ 4 segment instruction pipeline

In instruction pipeline reads consecutive instructions from memory while previous instructions are being executed in other segments. This causes the instruction fetch & execute phase to overlap & perform simultaneous operations.

→ In instruction pipeline reads consecutive instructions from memory while previous instructions are being executed in other segments. This causes the instruction fetch & execute phase to overlap & perform simultaneous operations.

→ 4 segment instruction pipeline

The 4 segments of instruction pipeline are

or fetch instruction (FI)

or decode instruction (DI)

or fetch operand (FO)

or execute the instruction (EX)

## 6-segment Instruction Pipeline:

1. Fetch Instruction (FI)
2. Decode Instruction (DI)
3. calculate the effective address
4. fetch operand from memory (FO)
5. Execute Instruction (EI)
6. store the result in proper place.

Space time diagram for 6-segment Instruction Pipeline:-

	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>	T <sub>5</sub>	T <sub>6</sub>	T <sub>7</sub>	T <sub>8</sub>	T <sub>9</sub>	T <sub>10</sub>	T <sub>11</sub>	T <sub>12</sub>	T <sub>13</sub>	T <sub>14</sub>	T <sub>15</sub>	T <sub>16</sub>	T <sub>17</sub>	T <sub>18</sub>	T <sub>19</sub>	T <sub>20</sub>	T <sub>21</sub>	T <sub>22</sub>	T <sub>23</sub>	T <sub>24</sub>	T <sub>25</sub>	T <sub>26</sub>	T <sub>27</sub>	T <sub>28</sub>	T <sub>29</sub>	T <sub>30</sub>	T <sub>31</sub>	T <sub>32</sub>	T <sub>33</sub>	T <sub>34</sub>		
S <sub>1</sub>																																				
S <sub>2</sub>																																				
S <sub>3</sub>																																				
S <sub>4</sub>																																				

→ 16 segments in space and time

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

→ 16 segments in space

→ 16 segments in time

## Unit-III

### Data Path

Input | Output Organisation :-

→ I/O Interface:-

- Input output interface provides a method for transferring information between internal storage and external I/O devices.

- peripherals connected to a computer need special communication links for interfacing them with the CPU.

- the data transfer rate of peripherals is usually slower than the transfer rate of CPU, so synchronization mechanism is needed.

- the operating modes of peripherals are different from each other and each must be controlled so as not to disturb the operation of others.

peripheral : peripheral is a device which can receive or transfer data.


→ Interface:-

- computer systems include special hardware components between CPU and peripherals to supervise and synchronize all input and output transfers. These components are called interface units.

- the main function of I/O interface are data transfer, data receiving, data conversion,

## Data supervision and data synchronization.

I/O bus and interface models:-



- The I/O bus consists of data lines, address lines and control lines. Each peripheral device has decoded address and control lines. Each interface decoder decodes the address and control received from the I/O bus, interprets them and provides signals for the peripheral controller.
- It also synchronizes the data flow and supervises the transfer between peripheral and processor.
- The I/O bus from the processor is attached to all peripheral interfaces. To communicate with a particular device the processor places a device address on the address line.
- When the interface detects its own address, it activates the path between the bus line and the devices.

I/O buses versus Memory bus:-


- In addition to communicating with I/O, the processor must communicate with memory unit.
- Like the I/O bus, the memory bus contains data, address, read/write control lines.
- There are 3 ways that computer buses can be used to communicate with memory and I/O.

- Use separate buses, one for memory and other for I/O.
- Use one common bus for both memory and I/O but have separate control lines.
- Use one common bus for memory and I/O with common control lines.


Asynchronous Data transfer -

The intend operations in a digital system are synchronized by means of clock pulses supplied by a common pulse generator. Two units such as CPU and I/O interface are designed independently of each other. Asynchronous data transfer between two independent units requires control signals to be transmitted the units requires control signals to be transmitted the communicating units to indicate that time at which data is transmitted.

Source initiated strobe → Destination initiated strobe:



Block diagram - Much simpler than the previous one.



→ strobe is activated by destination unit

→ source initiated transfer using handshaking

→ Data bus carries the data from source unit to destination unit

→ strobe is activated by destination unit

→ whenever data is ready unit needs the data.

→ source initiated transfer using handshaking

→ Data bus carries the data from source unit to destination unit

Data valid is generated by source unit.

Data accepted is generated by destination unit.

Data valid is generated by source unit.

Data accepted is generated by destination unit.

Data ready for data is generated by source unit.

Data valid is generated by source unit.

Data accepted is generated by destination unit.

Data valid is generated by source unit.

Data accepted is generated by destination unit.

Data ready for data is generated by source unit.

The unit receiving the data or sending the data responds with another signal to acknowledge receipt or sent the data. This type of agreement between two independent units is referred to as handshaking.

Handshaking:-

Source initiated transfer using handshaking

Destination initiated transfer using handshaking

Data bus carries the data from source unit to destination unit

Data bus carries the data from source unit to destination unit

Data bus carries the data from source unit to destination unit

Data bus carries the data from source unit to destination unit

Data bus carries the data from source unit to destination unit

Data bus carries the data from source unit to destination unit

Modes of transfer :-

Binary information received from external device is stored in memory. Data transfer to and from peripherals may be handled in one of 3 modes.


1) Programmed I/O

2) Interrupt Initiated I/O

3) Direct memory access

### 1) Programmed I/O

↳ programmed I/O



J10 Bus  
f-flag Bit

↳ Data transfer from an I/O device through an interface in

the CPU is shown in above diagram. The device transfers bytes of data one at a time by placing on I/O bus and enables data valid line.

↳ The interface accepts the data into data register and enables the data accepted line.

↳ After this interface also sets flag bit inside the status register to 1.

4) Now the CPU reads the status register and checks

the flag bit. If it is 1 data transmitted from data register to CPU and sets the flag bit to 0.

↳ The transfer of each byte requires three instructions

↳ It reads the status register

↳ check the status of the flag

↳ Read the data register

Disadvantages:-

↳ Programmed I/O method is useful in small low speed computers that are dedicated to monitor a

device continuously. It is inefficient for high speed computers because the CPU is wasting time while checking the flag instead of doing some other useful tasks.

An alternative to this is interrupt initiated I/O

2) Interrupt Initiated I/O:-

An alternative to CPU constantly monitoring the flag is to let the interface inform the computer when it is ready to transfer data. This mode of transfer uses interrupt facility.

While the CPU is running a program it does not check the flag. However when the flag is set to 1 the computer is momentarily interrupted from proceeding with the current programme and informed that

Flag has been set to 1.

Now the CPU deviates from what it is doing to take care of the transfer and after completion it returns to previous program.


### Priority Interrupt:

In a typical applications the number of devices are attached to the system with each device being able to originate an interrupt request. In these cases the system must decide which devices to serve first.

A priority interrupt is a system that establishes the priority over the various sources to determine which condition to be serviced first when two or more requests arrived simultaneously.


Devices with high speed transfers such as magnetic disk are given high priority, slow devices such as keyboard given low priority. It is also common when two devices interrupt the system at same time the computer services the device with high priority first.

The CPU responds to an interrupt request by enabling interrupt acknowledge line. The acknowledge signal passes through all devices until it reaches the CPU.



## Direct Memory Access (DMA)

- The transfer of data between a fast storage device such as magnetic disk and memory is often limited by the speed of the CPU.
- Removing the CPU from the path and let the peripheral device manage the memory bus directly leads into the speed of transfer. This technique is called direct memory access.
- During DMA transfer, the CPU is idle and has no control of buses. Now the DMA controller takes over the buses to manage the transfer directly between the devices and memory.



Bus request and Bus grant are two control signals to facilitate the DMA transfer. The bus request input is used by the DMA controller to request CPU for control of buses. When this input is active, CPU places address bus, data bus,

read write lines into high impedance state. That means the output is disconnected from the CPU.


After this the CPU activates Bus grant to inform the DMA controller that the buses are in high impedance.

When the DMA terminates the transfer, it disables the bus request line. Now the CPU disables the bus grant, takes control over the buses and returns to its normal operation.

### DMA controller

### Booth's Multiplication Algorithm

3. **multiplicand**  $\rightarrow$  all rows



We have to take result of AID

n	A	D	D-1	Operation
4	0000	1100	1001	L
3	1100	0011	0111	0000
2	0110	1100	1000	0000
1	0100	0101	0101	0000
0	0	0101	0101	0000
	(Right shift) A → A + N	(Right shift)	0	Input/Output
	(Right shift)			

$$f_9 + 2 = 20$$

$5 \leftarrow \text{multiplicand} \rightarrow 0101$   
 $4 \leftarrow \text{multiplier} \rightarrow 0100$

C	A	B	Operation
4	0000	010	0
3	0000	1010	Initial
2	0000	0	Right shift
1	1101	0	A ← A - B
0	0110	0	Right shift
	0001	-	A ← A + B
	0001	1	(Right shift)

一〇〇

$$\text{Answer} = 00010100 \\ = 16 + 4 = 20$$

## Division using Restoring & Non Restoring Algorithm.

Start  
 $A \leftarrow 0$   
 $B \leftarrow 0$   
 $C \leftarrow 0$   
 $n = 1$

$M = m_0 \dots m_{n-1}$   
 $A = 0$   
 $B = Divisor$   
 $C = Dividend$

Shift left  $m_n$

$A \leftarrow A + B$

if  $A > C$   
    then  
         $A \leftarrow A - C$   
         $r \leftarrow r + 1$

$B \leftarrow B + B$

$A \leftarrow A - B$

```

    if  $m_n = 1$   
        then  
             $A \leftarrow A + B$   
             $r \leftarrow r + 1$ 
    else  
        then  
             $A \leftarrow A - B$   
             $r \leftarrow r - 1$ 
    end if
     $n \leftarrow n - 1$ 
    if  $n = 0$   
        then  
             $Dividend \leftarrow C$   
             $Quotient \leftarrow r$ 
    end if

```

Op 10  $\frac{10}{3}$  & calculate P. Primes for 100011100




A. Dividend  $\rightarrow 1010$  (A)

B. Divisor  $\rightarrow 0111$  (B)

$1101$  ( $\sim B$ )

Operations	A	Q.
Initial value	00000	01010
Shift left	00001	010 $\square$
$A \leftarrow A - B$	11110	010 $\square$
$A \leftarrow A + B$	00001	01000
Shift left	00010	100 $\square$
$A \leftarrow A - B$	11111	100 $\square$
$A \leftarrow A + B$	00010	10000
Shift left	000101	000 $\square$
$A \leftarrow A - B$	00010	000 $\square$
$A \leftarrow A + B$	00100	00100
Shift left	00100	001 $\square$
$A \leftarrow A - B$	00001	00111
	(1)	(3)
	Remainder	Quotient


### flowchart for addition and subtraction algorithm



### Cache Memory:-

Program and data position of the <sup>n</sup> are placed in a fast, small memory the average memory time can be reduced. Thus reducing the total execution time of the program. Such a fast small memory is referred as a cache memory.

→ It is placed between CPU and main memory as illustrated in the fig.



- ✓ → The performance of cache memory is frequently measured in terms of a quantity called hit ratio.
- ✓ When the CPU refers to memory and finds the word in cache it is said to be hit.
- ✓ If the word is not found in cache, it is in main memory and it counts as miss. The ratio of the number of hits divided by total CPU references to memory is called hit ratio.

- The basic characteristic of cache memory is its fast access time.
- Therefore very little or no time is wasted in order to search memory words in cache memory.
- The transformation of data from main memory to cache memory is referred to as mapping process. There are three types of mapping processes or procedures in cache memory:
  - 1) Associative Mapping
  - 2) Direct Mapping
  - 3) Set Associative Mapping

### Memory Management Hardware :-

A memory management system is a collection of hardware and software procedures for managing various programs residing in the memory. The memory management software is a part of an overall operating system available in computers.

The basic components of a memory management unit are:-

- 1) A facility for dynamic storage that maps logical memory references into physical memory addresses.
- 2) A provision for sharing common programs stored in memory by different users.